IMS INTERNAT ONAL

MODEL 451

Z80 PROCESSOR BOARD

GENERAL DESCRIPTION

The Model 451 Processor is the Central Process ng Unit (CPU) of the IMS International Series 5000 and 8000 Computer Systems. The Model 451 provides control for the system.

1

Control is accomplished by the Z-80A CPU LSI (Large Scale Integration) Micro Processor device. This is a fully Parallel 8-bit, Bi-Directional, Bus Oriented Processing Unit with a 16-bit address capability, allowing up to 64 Kbytes of directly addressable memory. The Z-80A CPU has a 1 usec instruction cycle time.

The Model 451 processor consists of a single Printed Circuit Board that can occupy any slot in the Series 5000 or 8000 Computer Systems. It interfaces with the rest of the system through the address, data, and control lines of the S-100 Bus System.

The 451 Processor Board consists of the following functional divisions (See Figure 1).

- . Z-80 8-bit Microprocessor Device (CPU)
- Priority Vectored Interrupt Circuitry
- S100 Bus Interface

IMS INTERNATIONAL D00451 REV 1.0 10/1/81 Page 1

SPECIFICATIONS



ADDRESS BUS

IMS INTERNATIONAL D00451 REV 1.0 10/1/81 Page 2

ł

Z-80A CPU MICROPROCESSOR

The Z-80 Processor is a Bi-Directional, Bus-Oriented, 8-bit Parallel LSI device with a 16-bit address capability, allowing up to 64 Hbytes of directly addressable memory. The Z-80 contains six 8-bit, general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The Z-80 has an external stack feature wherein any portion of memory may be used as a last-in/first-out stack to store/retrieve the contents of the accumulator, flags, program counter, and all of the six general-purpose registers. The 16-bit stack pointer contains the address of the next available location in the external memory. The program counter is a 16-bit register that contains the program address. The flag register contains six bits of condition code information which indicate the results of the ALU (Arithmetic Logic Unit) operation; Negative (N), Zero (Z), Overflow (V), Carry from Bit 7 (C), and Half-Carry from 3it 3 (H). These are used as testable conditions for the conditional branch instructions. This stack feature allows the ability to provide priority vectored interrupts.

The minimum instruction time for the Z-80 Microprocessor is 1 usec. Separate 16-bit address and 8-bit bi-directional data lines are used to facilitate easy interface to memory and I/O.

Memory and I/O interface control signals may be used to suspend processor operation and force the address and data lines to a high impedance state (Tri-State) allowing Direct Memory Access (DMA) and multi-processor operation.

The Z-80 provides 158 variable length instructions (see Z-80 instruction set). In addition to performing basic processing functions, the processor is capable of responding to Real-Time Program Interrupts, Automatic Restart in response to the RESET/Power-On RESET signals, and Direct Memory Access operations.

HARDWARE SUMMARY

•• •

The instruction set of the 451 is that of the Z-80A Microprocessor Device. The Processor has a 1 usec instruction cycle time, the ability to provide priority vectored interrupts, and the capability for 256 bi-directional I/O ports.

1

FUNCTIONAL OVERVIEW

The S-100 bus interface consists of three separate sets of lines:

- 1. Address Lines
- 2. Data Lines
- 3. Control Lines

ADDRESS - The 16 address lines (A0-A15) allow each of 65,536 bytes of memory to be uniquely addressed.

The address lines are utilized by either the Microprocessor or Direct Memory Access (DMA) device, such as the Disk Controller. These lines are decoded by each memory module so that only one memory location is addressed by an exclusive bit pattern.

DATA - The data lines are further sectioned into two sets of lines:

Input Data
Output Data

The input data lines (DIO-DI7) carry the binary data in parallel from the memory to the 451 Processor.

The output lines (DO0-DO7) carry the binary deta in parallel from the 451 Processor to memory.

CONTROL - The remaining bus lines perform various control functions:

- 1. Timing
- 2. Synchronization
- 3. Data Direction
- 4. Status

TIMING AND SYNCHRONIZATION - These control lines are:

pSYNC	pHLDA	
pSTVAL	RDY	
pDBIN	XRDY	
pWR	CLOCK	
pWAIT	O CLOCK	

The 16 MHz oscillator provides the base frequency for the microprocessor. From this circuit O CLOCK at 4MHz and CLOCK at 2MHz are derived for use on the S-100 bus.

÷

STATUS - The status signals and the corresponding data bits are as follows:

BIT STATUS TERM	· ·	4 ξ ., "
D0 sMEMR	•	
D1 sINP		ĩ
D2 sM1	,3	
D3 sOUT	• .	
D4 sHLTA		
D5		
D6 sWO		*
D7 sINTA	-	\$

The eight status lines are placed on the bus by the microprocessor to be selectively used by the memory and I/O board to obtain information as to the nature of the cycle.

INTERRUPTS - The vectored priority interrupt system consists of eight interrupt lines. Refer to the 440 I/O Board documentation for a description of these lines.

The interrupt function is to indicate to the CPU that there are peripheral devices that need to be serviced. When the priority requirements are fulfilled, the CPU goes into the Interrupt Service Routine and responds to the device requesting the interrupt.

<u>ب</u> ۲'

· * . . *

. • •

. 1

MODEL 451 P1 SIGNAL LIST

· |

PIN	SIGNAL	PIN	SIGNAL
1	+8V .	51	+8V
2		52	
3	XRDY+	53	SSWDSB-
4	VI0-	54	
5	VI1-	55	
6	V I 2 -	56	
7	V I 3 -	. 57	
8	V I 4 -	58	
9	V 15 -	59	
10	V 16 -	60	
11	V17-	61	
12	NMI -	62	
13		63	•
14		64	
15		65	
17		55	
10	CDCD	67	
10	SDSB-	68	MWRT+
19	CISB-	69	
20	GND	70	GND
21	ADOD	71	RUN+
22	ADSB-	· 73	RDY+
20		73	
24	D CLOCK		HULD-
20	DUDAT		RESEI -
20			
28	Putt 1	78	$p_{\rm N} = p_{\rm N}$
29	A5+	79	A0 +
30	A4 +	80	A1+
31	A3 +	81	A2 +
32	A15+	82	A6 +
33	A12+	83	A7+
34	A9+	84	A8 +
35	DO1 +	85	A13+
36	DO0 +	86	A14+
37	A10+	87	A11+
38	DO4+	88	DO2 +
3 9	DO5 +	89	DO3 +
40	DO6 +	. 90	DO7 +
41	DI2+	91	DI4+
42	DI3 +	92	DI5+
43	D17+	93	DI6+
44	SM1+	94	DI1+
45	SOUT+	95	D10+
40	SINP+	96	sINTA+
47		97	sw0-
48	SHLTA+	98	DOG
49 50	CND	100	POC-
J U		1 1/11	

IMS INTERNATIONAL D00451 REV 1.0 10/1/81 Page 6

ĩ

ł

1

0

CONFIGURING THE 451 Z-80 CPU BOARD

Wait State Select



No shunts = No memory wait state Shunt JA 1-2 = Provides one wait state Shunt JA 2-3 = Provides two wait states





Shunt Off = 1Shunt on=0All Shunts Off = Power on Address X'FF00'All Shunts On = Power on Address X'0000'

Standard Configuration = Power on Address X'0000'

CPU Clock Select



Address Mirror Select



Cut etch jumper for no address mirror

÷

Cut etch jumper to change CPU clock

<u>MWRITE + ENABLE</u>



Shunt JE 1-2 = Puts MWRITE + Signal on S100-Bus - Pin 68

IMS INTERNATIONAL D00451 REV 1.0 10/1/81 Page 7



TTERE TRINTED ON NO HODON . E CLEARPHINT FADE . OUT





